superpipelined 1. Traditional {pipelined} architectures have a single pipeline stage for each of: instruction fetch, instruction decode, memory read, {ALU} operation and memory write. A superpipelined {processor} has a {pipeline} where each of these logical steps may be subdivided into multiple {pipeline} stages. 2. Marketese for {pipelined}.